### FAIRCHILD

SEMICONDUCTOR

November 1983 Revised January 1999

# CD4051BC • CD4052BC • CD4053BC Single 8-Channel Analog Multiplexer/Demultiplexer • Dual 4-Channel Analog Multiplexer/Demultiplexer • Triple 2-Channel Analog Multiplexer/Demultiplexer

### **General Description**

The CD4051BC, CD4052BC, and CD4053BC analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to  $15V_{P,P}$  can be achieved by digital signal amplitudes of 3-15V. For example, if  $V_{DD}=5V,\,V_{SS}=0V$  and  $V_{EE}=-5V$ , analog signals from -5V to +5V can be controlled by digital inputs of 0-5V. The multiplexer circuits dissipate extremely low quiescent power over the full  $V_{DD}-V_{SS}$  and  $V_{DD}-V_{EE}$  supply voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF".

CD4051BC is a single 8-channel multiplexer having three binary control inputs. A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.

CD4052BC is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 or 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs. CD4053BC is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.


### Features

- Wide range of digital and analog signal levels: digital 3 – 15V, analog to 15V<sub>p-p</sub>
- Low "ON" resistance: 80Ω (typ.) over entire 15V<sub>p-p</sub> signal-input range for V<sub>DD</sub> V<sub>EE</sub> = 15V
- High "OFF" resistance: channel leakage of ±10 pA (typ.) at V<sub>DD</sub> - V<sub>EE</sub> = 10V
- Logic level conversion for digital addressing signals of  $3 15V (V_{DD} V_{SS} = 3 15V)$  to switch analog signals to  $15 V_{p-p} (V_{DD} V_{EE} = 15V)$
- Matched switch characteristics:
- $\Delta R_{ON}\,{=}\,5\Omega$  (typ.) for  $V_{DD}\,{-}\,V_{EE}\,{=}\,15V$
- Very low quiescent power dissipation under all digitalcontrol input and supply conditions:
  1 µ W (typ.) at V<sub>DD</sub> - V<sub>SS</sub> = V<sub>DD</sub> - V<sub>EE</sub> = 10V
- Binary address decoding on chip

Order Number	Package Number	Package Description
CD4051BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4051BCMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
CD4051BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4052BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4052BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4052BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4053BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4053BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4053BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Dovisor also ovoilable	in Tono and Rool Specify	by appanding the suffix latter "Y" to the ordering code

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


© 1999 Fairchild Semiconductor Corporation DS005662.prf




# **Truth Table**

	INPUT	STATES	"0	N" CHANNE	LS	
INHIBIT	С	В	Α	CD4051B	CD4052B	CD4053B
0	0	0	0	0	0X, 0Y	cx, bx, ax
0	0	0	1	1	1X, 1Y	cx, bx, ay
0	0	1	0	2	2X, 2Y	cx, by, ax
0	0	1	1	3	3X, 3Y	cx, by, ay
0	1	0	0	4		cy, bx, ax
0	1	0	1	5		cy, bx, ay
0	1	1	0	6		cy, by, ax
0	1	1	1	7		cy, by, ay
1	*	*	*	NONE	NONE	NONE

\*Don't Care condition.



CD4051BC • CD4052BC • CD4053BC



## Absolute Maximum Ratings(Note 1)

–0.5 $V_{DC}$ to +18 $V_{DC}$
–0.5 $V_{DC}$ to $V_{DD}$ +0.5 $V_{DC}$
-65°C to +150°C
700 mW
500 mW
260°C

# Recommended Operating Conditions

DC Supply Voltage (V <sub>DD</sub> )	+5 $V_{DC}$ to +15 $V_{DC}$
Input Voltage (V <sub>IN</sub> )	0V to $V_{DD} V_{DC}$
Operating Temperature Range (T <sub>A</sub> )	
CD4051BC/CD4052BC/CD4053BC	$-40^{\circ}C$ to $+85^{\circ}C$

CD4051BC/CD4052BC/CD4053BC -40°C to +85°C Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation.

### DC Electrical Characteristics (Note 2)

Sumbal Devemator	Devenuer	Conditions		<b>−40°C</b>		+ <b>25</b> °			+85°C		Units	
Symbol Parameter		Conditions		Min	Max	Min	Тур	Max	Min	Max	Units	
Control A	, B, C and Inhibit											
I <sub>IN</sub> Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V	$V_{EE} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μΑ		
		V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V	$V_{EE} = 0V$		0.1		10 <sup>-5</sup>	0.1		1.0	μΑ	
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$			20			20		150	μΑ	
		$V_{DD} = 10V$			40			40		300	μA	
		$V_{DD} = 15V$			80			80		600	μΑ	
Signal In	puts (V <sub>IS</sub> ) and Outputs (V <sub>OS</sub>	)										
R <sub>ON</sub>	"ON" Resistance (Peak	$R_L = 10 \ k\Omega$	$V_{DD} = 2.5 V_{,}$									
	for $V_{EE} \leq V_{IS} \leq V_{DD})$	(any channel	$V_{EE} = -2.5V$		850	850		270	1050		1200	0
		selected)	or $V_{DD} = 5V$ ,				270	1000		1200	52	
			$V_{EE} = 0V$								0 μA	
			$V_{DD} = 5V,$									
			$V_{EE} = -5V$		330		120	400		520	Ω	
			or $V_{DD} = 10V$ ,		330					520	22	
			$V_{EE} = 0V$									
			$V_{DD} = 7.5 V,$									
			$V_{EE} = -7.5V$	210	210		80	240		300	Ω	
			or $V_{DD} = 15V$ ,		210		00			500	22	
			$V_{EE} = 0V$									

# CD4051BC • CD4052BC • CD4053BC

0	Deservation			-40°C		+ <b>25</b> °			+85°C		
Symbol	Parameter	Cond	ditions	Min	Max	Min	Тур	Max	Min	Max	Uni
$\Delta R_{ON}$	Δ "ON" Resistance	$R_L = 10 \ k\Omega$	$V_{DD} = 2.5 V$ ,								1
	Between Any Two	(any channel	$V_{EE} = -2.5V$				10				G
	Channels	selected)	or $V_{DD} = 5V$ ,				10				1
			$V_{\text{EE}} = 0V$								
			$V_{DD} = 5V$								
			$V_{EE} = -5V$				10				
			or $V_{DD} = 10V$ ,				10				2
			$V_{EE} = 0V$								
			$V_{DD} = 7.5V,$								
			$V_{EE} = -7.5V$				-				
			or $V_{DD} = 15V$ ,				5				2
			$V_{EE} = 0V$								
	"OFF" Channel Leakage	V <sub>DD</sub> =7.5V,	V <sub>EE</sub> =-7.5V								
	Current, any channel "OFF"	0/I=±7.5V, I/O	⊨0V		±50		±0.01	±50		±500	n
	"OFF" Channel Leakage	Inhibit = 7.5V	CD4051		±200		±0.08	±200		±2000	n
	Current, all channels	$V_{DD} = 7.5 V_{2}$									
	"OFF" (Common	$V_{EE} = -7.5 \text{V},$	D4052		±200		±0.04	±200		±2000	n
	OUT/IN)	O/I = 0V									
		$I/O = \pm 7.5V$	CD4053		±200		±0.02	±200		±2000	n
Control I	nputs A, B, C and Inhibit										
V <sub>IL</sub>	LOW Level Input Voltage	$V_{EE} = V_{SS} R_L$	= 1 k $\Omega$ to V <sub>SS</sub>								
		$I_{IS}$ <2 $\mu$ A on all	OFF Channels								
		$V_{IS} = V_{DD}$ thru	ι 1 kΩ								
		$V_{DD} = 5V$			1.5			1.5		1.5	\
		$V_{DD} = 10V$			3.0			3.0		3.0	\
		$V_{DD} = 15V$			4.0			4.0		4.0	\
V <sub>IH</sub>	HIGH Level Input Voltage	$V_{DD} = 5$		3.5		3.5			3.5		\
		$V_{DD} = 10$		7		7			7		\
V <sub>IL</sub>		$V_{DD} = 15$		11		11			11		\
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = 15V,	$V_{EE} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		1.0	μ
		$V_{IN} = 0V$			-0.1		-10			-1.0	μ
		V <sub>DD</sub> = 15V,	$V_{EE} = 0V$		0.1		10 <sup>-5</sup>	0.1		1.0	μ
		$V_{IN} = 15V$						0.1		±2000 ±2000 ±2000	


Symbol	Parameter	Conditions	$V_{DD}$	Min	Тур	Max	Units
PZH,	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		600	1200	ns
<sup>t</sup> PZL	Inhibit to Signal Output	$R_L = 1 \ k\Omega$	10V		225	450	ns
	(channel turning on)	C <sub>L</sub> = 50 pF	15V		160	320	ns
<sup>t</sup> PHZ,	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		210	420	ns
<sup>t</sup> PLZ	Inhibit to Signal Output	$R_L = 1 \ k\Omega$	10V		100	200	ns
	(channel turning off)	C <sub>L</sub> = 50 pF	15V		75	150	ns
C <sub>IN</sub>	Input Capacitance						
	Control input				5	7.5	pF
	Signal Input (IN/OUT)				10	15	pF
Cout	Output Capacitance	1					
	(common OUT/IN)						
	CD4051		10V		30		pF
	CD4052	$V_{FF} = V_{SS} = 0V$	10V		15		pF
	CD4053		10V		8		pF
C <sub>IOS</sub>	Feedthrough Capacitance				0.2		pF
C <sub>PD</sub>	Power Dissipation Capacitance				-		
10	CD4051				110		pF
	CD4052				140		pF
	CD4053				70		pF
Signal Inpu	Its (VIS) and Outputs (VOS)	11				1	
<b>J</b>	Sine Wave Response	$R_L = 10 k\Omega$		i	1	1	1
	(Distortion)	f <sub>IS</sub> = 1 kHz	10V		0.04		%
	(	$V_{IS} = 5 V_{p-p}$					
		$V_{EE} = V_{SI} = 0V$					
	Frequency Response, Channel	$R_L = 1 \ k\Omega$ , $V_{EE} = 0V$ , $V_{IS} = 5V_{p-p}$ ,	10V		40		MHz
	"ON" (Sine Wave Input)	$20 \log_{10} V_{OS}/V_{IS} = -3 \text{ dB}$					
	Feedthrough, Channel "OFF"	$R_{L} = 1 \ k\Omega, \ V_{EE} = V_{SS} = 0V, \ V_{IS} = 5V_{p-p},$	10V		10		MHz
	recultiough, channer of r	$20 \log_{10} V_{OS}/V_{IS} = -40 \text{ dB}$	100		10		1011 12
	Crosstalk Between Any Two	$R_{L} = 1 \text{ k}\Omega, \text{ V}_{EE} = \text{V}_{SS} = 0\text{V}, \text{ V}_{IS}(\text{A}) = 5\text{V}_{p-p}$	10V		3		MHz
	Channels (frequency at 40 dB)	$20 \log_{10} V_{OS}(B)/V_{IS}(A) = -40 \text{ dB (Note 4)}$	100		5		1011 12
ŧ	Propagation Delay Signal	$V_{FF} = V_{SS} = 0V$	5V		25	55	ns
t <sub>PHL</sub>	Input to Signal Output	$V_{EE} = V_{SS} = 0.0$ $C_1 = 50 \text{ pF}$	10V		15	35	ns
t <sub>PLH</sub>	Input to Signal Output	C <sub>L</sub> = 50 μr	15V		10	25	ns
Control Inr	uts, A, B, C and Inhibit		134		10	25	115
Control Inf		V V OV D 10 k0 at both and a			1		
	Control Input to Signal	$V_{EE} = V_{SS} = 0V$ , $R_L = 10 \text{ k}\Omega$ at both ends	401/		05		
	Crosstalk	of channel.	10V		65		mV (peak
	Descention Dates Time from	Input Square Wave Amplitude = 10V	51/		500	4000	
<sup>t</sup> PHL,	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		500	1000	ns
t <sub>PLH</sub>	Address to Signal Output	C <sub>L</sub> = 50 pF	10V		180	360	ns
	(channels "ON" or "OFF")	1	15V	1	120	240	ns


CD4051BC • CD4052BC • CD4053BC

### **Special Considerations**


In certain applications the external load-resistor current may include both  $V_{\text{DD}}$  and signal-line components. To avoid drawing  $V_{\text{DD}}$  current when switch current flows into IN/OUT pin, the voltage drop across the bidirectional

switch must not exceed 0.6V at T<sub>A</sub> $\leq$ 25°C, or 0.4V at T<sub>A</sub> $\geq$ 25°C (calculated from R<sub>ON</sub> values shown). No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into OUT/IN pin.







CD4051BC • CD4052BC • CD4053BC



www.fairchildsemi.com

10





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.