15-mA Constant-Current Outputs

For Driving Common-Anode LEDs such as TIL302 or TIL303 Without Series Resistors

Universal Logic Capabilities

Ripple Blanking of Extraneous Zeros Latch Outputs Can Drive Logic Processors Simultaneously

Decimal Point Driver Is Included

Synchronous BCD Counter Capability


Cascadable to N-Bits

Look-Ahead-Enable Techniques Minimize Speed Degradation When Cascaded for Large-Word Display

Direct Clear Input

N PACKAGE (TOP VIEW) SCEI 24 Vcc CLK 2 23 PECI CLR П MAX 3 22 STRB Г RBI 20□ ВІ П5 QD BI/RBO QC DP QB 18[] QA dp d 16∏ b f 15 а C е 14 **GND** 13

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

description

This TTL MSI circuit contains the equivalent of 86 gates on a single chip. Logic inputs and outputs are completely TTL compatible. The buffered inputs are implemented with relatively large resistors in series with the bases of the input transistors to lower drive-current requirements to one-half of that required for a standard Series 54/74 TTL input. The serial-count-enable, actually two internal emitters, is rated as one standard Series 54/74 load. The logic outputs, except RBO, have active pull-ups.

The SN74143 driver output is designed specifically to maintain a relatively constant on-level sink current of approximately 15 milliamperes from output "a" through "g" and seven milliamperes from output "dp" over a voltage range from one to five volts. Any number of LED's in series may be driven as long as the output voltage rating is not exceeded.

All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Maximum clock frequency is typically 18 megahertz and power dissipation is typically 280 milliwatts. The SN74143 is characterized for operation from 0°C to 70°C.



description (continued)

Functions of the inputs and outputs of these devices are as follows:

FUNCTION CLEAR INPUT	PIN NO.	DESCRIPTION When low, resets and holds counter at 0. Must be high for normal counting.
CLOCK INPUT	2	Each positive-going transition will increment the counter provided that the circuit is in the normal counting mode (serial and parallel count enable inputs low, clear input high).
PARALLEL COUNT ENABLE INPUT (PCEI)	23	Must be low for normal counting mode. When high, counter will be inhibited. Logic level must not be changed when the clock is low.
SERIAL COUNT ENABLE INPUT (SCEI)	1	Must be low for normal counting mode, also must be low to enable maximum count output to go low. When high, counter will be inhibited and maximum count output will be driven high. Logic level must not be changed when the clock is low.
MAXIMUM COUNT OUTPUT	22	Will go low when the counter is at 9 and serial count enable input is low. Will return high when the counter changes to 0 and will remain high during counts 1 through 8. Will remain high (inhibited) as long as serial count enable input is high.
LATCH STROBE INPUT	21	When low, data in latches follow the data in the counter. When high, the data in the latches are held constant, and the counter may be operated independently.
LATCH OUTPUTS (Q_A, Q_B, Q_C, Q_D)	17, 18, 19, 20	The BCD data that drives the decoder can be stored in the 4-bit latch and is available at these outputs for driving other logic and/or processors. The binary weights of the outputs are: $Q_A = 1$, $Q_B = 2$, $Q_C = 4$, $Q_D = 8$.
DECIMAL POINT INPUT	7	Must be high to display decimal point. The decimal point is not displayed when this input is low or when the display is blanked.
BLANKING INPUT (BI)	5	When high, will blank (turn off) the entire display and force $\overline{\text{RBO}}$ low. Must be low for normal display. May be pulsed to implement intensity control of the display.
RIPPLE-BLANKING INPUT (RBI)	4	When the data in the latches is BCD 0, a low input will blank the entire display and force the \overline{RBO} low. This input has no effect if the data in the latches is other than 0.
RIPPLE-BLANKING OUTPUT (RBO)	6	Supplies ripple blanking information for the ripple blanking input of the next decade. Provides a low if \overline{BI} is high, or if \overline{RBI} is low and the data in the latches in BCD 0; otherwise, this output is high. This pin has a resistive pull-up circuit suitable for performing a wire-AND function with any open-collector output. Whenever this pin is low the entire display will be blanked; therefore, this pin may be used as an active-low blanking input.
LED/LAMP DRIVER OUTPUTS (a, b, c, d, e, f, g, dp)	15, 16, 14, 9 11, 10, 13, 8	Outputs for driving seven-segment LED's or lamps and their decimal points. See segment identification and resultant displays on following page.









NUMERICAL DESIGNATIONS-RESULTANT DISPLAYS







schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage 5.5 V
Off-state current at outputs "a" thru "g" and "dp"
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 2) 1.4 W
Operating free-air temperature range 0°C to 70°C
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	٧
On-state voltage at outputs a thru g and d	p ('143 only)	1		5	>
	Q _A , Q _B , Q _C , Q _D			- 240	
High-level output current, IOH	Maximum count			- 560	μΑ
	RBO			- 120	
	Q_A , Q_B , Q_C , Q_D , \overline{RBO}			4.8	mA
Low-level output current, IOL	Maximum count			11.2	mA
0	High logic level	25			ns
Clock pulse width, tw(clock)	Low logic level	55			115
Clear pulse width, tw(clear)		25			ns
	Serial and parallel carry	30†			ns
Setup time, t _{su}	Clear inactive state	60 [†]			115
Operating free-air temperature, TA		0		70	°C

 $^{^{\}dagger}$ The arrow indicates that the rising edge of the clock pulse is used for reference.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage	·		2			V
V _{IL}	Low-level input voltage					0.8	V
VIK	Input clamp voltage		$V_{CC} = MIN$, $I_{\parallel} = -12 \text{ mA}$			- 1.5	V
Vон	High-level output voltage	RBO Q _A , Q _B , Q _C , Q _D Maximum count	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = MAX	2.4			V
V _{OL}	Low-level output voltage	Q _{A,} Q _B , Q _C , RBO Maximum count	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = MAX			0.4	٧
VO(off)	Off-state output voltage	Outputs a thru g, dp	$V_{CC} = MAX, I_{OH} = 250 \mu A$	7			V
VO(on)	On-state output voltage	Outputs a thru g, dp	V _{CC} = MIN				V
		Outputs a thru g	$V_{CC} = MIN, V_{O} = 1 V$ $V_{CC} = 5 V, V_{O} = 2 V$ $V_{CC} = MAX, V_{O} = 5 V$	9	15 15 15	22	mA
IO(on)	On-state output current	Output dp	$V_{CC} = MIN, V_{O} = 1 V$ $V_{CC} = 5 V, V_{O} = 2 V$ $V_{CC} = MAX, V_{O} = 5 V$	4.5	7 7 7	12	IU/A
Ц	Input current at maximum input	voltage	V _{CC} = MAX, V ₁ = 5.5 V			1	mA
	H-	Serial carry	VCC = MAX, V ₁ = 2.4 V	0.12	-0.5	40	μA mA
lН			VCC = WAX, V = 2.4 V	0.12	-0.5	20	μA
		Other inputs Serial carry				- 1.6	μη.
I _{IL}	 	RBO node	$V_{CC} = MAX, V_I = 0.4 V,$ See Note 3		- 1.5	-2.4	mA
		Other inputs	000			-0.8	
los	par-	Q _A , Q _B , Q _C , Q _D Maximum count	V _{CC} = MAX	-9 -15		- 27.5 - 55	mA
lcc	Supply current		V _{CC} = MAX, See Note 4		56	93	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

NOTES: 3. I_{|L} at \overline{RBO} node is tested with \overline{BI} grounded and RBI at 4.5 V.

- 4. $I_{\mbox{CC}}^{\mbox{-}}$ is measured after the following conditions are established:
 - a) Strobe = RBI = DP = 4.5 V
 - b) Parallel count enable = serial count enable = \overline{BI} = GND
 - c) Clear () then clock until all outputs are on ()
 - d) Outputs "a" through "g" and "dp" at 2.5 V, all other outputs open.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{max}				12	18		MHz
t _{PLH}					12	20	ns
tPHL	Serial look-ahead	Maximum count	$C_L = 15 pF, R_L = 560 \Omega,$		23	35	115
tPLH			See Note 5		26	40	
tPHL	Clock	Maximum count			29	45	ns
tPLH	Clock	Ω _A , Ω _B , Ω _C , Ω _D	$C_L = 15 \text{ pF}, R_L = 1.2 \text{ k}\Omega,$		28	45	ns
^t PHL	CIOCK	ад, а <u>в,</u> ас, ар	ο _ε το με, τι <u>ε</u> τιε τιιι,				
				<u> </u>			



 $^{^{\}ddagger}$ All typical values are at VCC = 5 V, TA = 25 °C.

TYPICAL APPLICATION DATA


This application demonstrates how the drivers may be cascaded for N-bit display applications. It features:

Synchronous, look-ahead counting

Ripple blanking of leading zeros; blanking of trailing zeros (not illustrated) can also be implemented

Overriding blanking for total suppression or intensity modulation of display

Direct parallel clear



entire counter (high to disable, low to count) provided the logic level on this pin is not changed while the clock line is low or false counting †The serial count-enable input of the least-significant digit is normally grounded; however, it may be used as a count-enable control for the may result.



FUNCTION TABLE

					1	3110141							OUTPUTS		
FUNCTION	CLOCK	CLEAR	LATCH STROBE	188	166	DECIMAL	SERIAL	PARALLEL	RBI/RBO	MAXIMUM COUNT OUTPUT	LATCH OD QC QB	QA	LED/LAMP DRIVERS a b c d e f g dp	TYPICAL	NOTES
Clear/Ripple Blank		_	-	7	×	×	×	×	٦	н	ר ר	٦	OFF OFF OFF OFF OFF OFF	None	A, E
Blank		I	J	×	I	×	×	×	ب	Ι	ו ו ר	ر	OFF OFF OFF OFF OFF OFF OFF	None	A, D, E
Decimal	0	I	٦	I	٦	I		٦	Ι	н	 	٦	ON ON ON ON ON OFF ON	G	В
	-	Ξ	_	I	٦	1	_	7	Ι	r	 	Ι	OFF ON ON OFF OFF OFF OFF		В
	2	Ξ		I	_	٦		١	I	Ξ	L L H	_	ON ON OFF ON ON OFF ON OFF		8
	е	I	_	I	٦	7	يد	د	I	r	L L H	Ξ	ON ON ON OFF OFF ON OFF		В
	4	Ξ		I	ب	٦		٦	Ξ	I	L H L	_	OFF ON ON OFF OFF ON ON OFF		В
	2	I	_	I	7	٦	_	_	I	Ξ	L H	Ξ	ON OFF ON ON OFF ON ON OFF	<u>.</u>	8
	9	I	-	r		٦		٦	Ξ	H	ГНН	٦	ON OFF ON ON ON ON OFF		8
	,	I	٦	I	ب	١	_	ب	I	I	ГНН	I	ON ON OFF OFF OFF OFF		· B
	80	Ξ	-	Ξ	7	٦	٦	-	I	Ι	H	_	ON ON ON ON ON OFF		8
	6	Ξ	ر ا	I	_	٦	ر	٦	I	ر	H L L	Ŧ	ON ON ON OFF ON ON OFF	5	8
	0	Ξ	٦	I		٦		٦	I	Ξ	ר ר ר	٦.	ON ON ON ON OFF OFF		В, С
	-	I	٦	I	د	١	٦		I	I	ר ר ר	Ι	OFF ON ON OFF OFF OFF OFF	L	8
	2	I	_	Ξ		٦	١	١	I	I	L L	٦.	ON ON OFF ON ON OFF ON OFF	,	80
	е	I	_	Ξ	_	ر	-	١	Ξ	Ξ	ר ר א	I	ON ON ON OFFOFF ON OFF		8
	4	I	٦	I	_	١	ر	٦	ı	I	L H	٦	OFF ON ON OFF OFF ON ON OFF		8
	5	Ξ	I	Ξ	د	ب	٦	١	I	I	ГНГ	I	ON OFF ON ON OFF ON ON OFF	1_1~1	80
Latch	9	Ξ	I	Ξ		ر	ب	Ļ	I	Ι	ר א ר	I	ON OFF ON ON OFF ON ON OFF		8
Latch	^	I	I	Ŧ	-	ر	٦	٦	н	Ξ	Гнг	н	ON OFF ON ON OFF ON ON OFF		80
	80	I		Ξ	_	۔	ب	ر	Ι	I	H L L	١	ON ON ON ON ON ON OFF	۳ ن	8
	6.	I	ب	Ξ		ر	ر	Ļ	н	٦	א ר ר	Ι	ON ON ON OFF ON ON OFF		В
Ripple Blank	0	I	7	ب	×	٦	ب	ب	۱	I	רור	٦	OFF OFF OFF OFF OFF OFF OFF	F None	A, B, E





A. RBI/RBO is wire-AND logic serving as ripple blanking input (RBI) and/or ripple blanking output (RBO). B. The blanking input (\overline{B} I) must be low when functions DECIMAL/0 through 20/RIPPLE BLANK are desired. $\overline{ ext{RBI}}/\overline{ ext{RBO}}$ is wire-AND logic serving as ripple blanking input ($\overline{ ext{RBI}}$) and/or ripple blanking output ($\overline{ ext{RBO}}$). NOTES:

The ripple-blanking input (RBI) must be open or high to display a zero during the decimal 0 input.

When a high logic level is applied directly to the blanking input (81) all segment outputs are off regardless of any other input

When the ripple-blanking input (RBI) and outputs QA through QD are at a low logic level, all segment outputs are off and the ripple-blanking output (RBO) goes to a low logic level (response condition).

SEGMENT IDENTIFICATION

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated