

Data sheet acquired from Harris Semiconductor

# **CMOS 8-Bit Priority Encoder**

High-Voltage Types (20-Volt Rating)

■ CD4532B consists of combinational logic that encodes the highest priority input (D7-D0) to a 3-bit binary code. The eight inputs, D7 through D0, each have an assigned priority; D7 is the highest priority and D0 is the lowest. The priority encoder is inhibited when the chip-enable input Ei is low. When E<sub>I</sub> is high, the binary representation of the highest-priority input appears on output lines Q2-Q0, and the group select line GS is high to indicate that priority inputs are present. The enable-out (EO) is high when no priority inputs are present. If any one input is high,  $E_{\mbox{\scriptsize O}}$  is low and all cascaded lower-order stages are disabled.

The CD4532B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

#### Features:

- Converts from 1 of 8 to binary
- Provides cascading feature to handle any number of inputs
- Group select indicates one or more priority inputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full-package-temperature range):


0.5 V at V<sub>DD</sub> = 5 V

1.5 V at V<sub>DD</sub> = 10 V 1.5 V at V<sub>DD</sub> = 15 V

- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications: -

- Priority encoder
- Binary or BCD encoder (keyboard encoding)
- Floating point arithmetic



CD4532B Types

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	Min.	Max	Units
Supply Voltage Range (for T <sub>A</sub> =	3	18	V
Full Package Temp. Range)			

# MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to Vnn +0.5V
DC INPUT CORRENT, ANY ONE INPUT PARTIES	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	500mW
For T <sub>A</sub> = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	•
FOR TA = FULL PACKAGE-TEMPERATURE RANGE	(All Package Types)100mW
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (T <sub>sto</sub> )	65ºC to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from ca	se for 10s max +265°C




Fig. 1 — Typical output low (sink) current




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	OITION	IS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
ISTIC	Vo	VIN	۷ <sub>DD</sub>						DIALLE		
	(v)	(V)	(V)	-55	<b>-40</b>	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.	- '	0,5	5	5	5	150	150	-	0.04	5	
	_	0,10	10	10	10	300	300	-	0.04	10	μΑ
	_	0,15	15	20	20	600	600	-	0.04	20	μ^
	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	- 1	
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	* *
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<del></del>	
	9.5	0,10	10	-1.6	-1.5	-1.1	0.9	-1.3	-2.6	1 😾	
TOH WITH	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5		0	.05		- "	0	0.05	
Low-Level, VOL Max.	-	0,10	10		0	.05		_	0	0.05	V
AOF Max.	_	0,15	15		0	.05		_	0	0.05	
Output Voltage:	_	0,5	5	4.95				4.95	5	-	ľ
High-Level,	_	0,10	10		9	95		9.95	10	-	
VOH Min.	_	0,15	15		14	.95		14.95	15	=	
Input Low	0.5, 4.5	-	5			1		_	_	1.5	
Voltage,	1, 9		10		2	.5		_		3	
VIL Max.*	1.5,13.5		15			3		-	_	4	
Input High Voltage, VIH Min.*	0.5, 4.5	_	5			4		3.5	Γ –		· ·
	1, 9		10		7	.5		7			
	1.5,13.5	-	15		1	2		11		-	
Input Current IN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ

<sup>\*</sup>One input is tested at a time; other inputs should be at  $V_{DD}$  or  $V_{SS}$ . For testing all inputs at  $V_{IL}$  and  $V_{IH}$  levels, use 20%/80%  $V_{DD}$ .

# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A=25°C; C\_L=50 pF, Input t\_r,t\_f= 20 ns, R\_L=200 K $\Omega$

CHARACTERISTIC	TEST CONDITIONS VDD	LIA	UNITS	
	VOLTS	TYP.	MAX.	1
Propagation Delay Time tpHL, tpLH	5	110	220	
E <sub>I</sub> to E <sub>O</sub> , E <sub>I</sub> to GS	10	55	110	1
	15	45	85	]
	5	170	340	1
Et to Qm, Dn to GS	10	85	170	ns
	15	65		1
	5	220	440	]
Dn to Q <sub>M</sub>	10	110	220	
	15	85	160	
	5	100	200	
Transition Time tTHL, tTLH	10	50	100	ns
	15	40	80	
Input Capacitance CIN	Any Input	5	7.5	pF




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay (Dn to Qm) vs. supply voltage.




Fig. 6 — Typical propagation delay (E<sub>I</sub> to GS, E<sub>I</sub> to E<sub>O</sub>) vs. load capacitance.




Fig. 7 — Typical propagation delay (Dn to Qm) vs. load capacitance.




Fig. 8 — CD4532 logic diagram.

## TRUTH TABLE

	Input									(	Dutput		
ΕĮ	D7	D6	D5	D4	D3	D2	D1	D0	GS	02	Q1	QO	Eo
0	Х	Χ.	X	Х	X	X.	Х	X	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	: 0	0	0	1
1	1	Х	Х	Х	х	Х	Х	Х	1	1	1	1	0
1	0	1 .	×	х	x	X	x	Х	1	1.	1	0	0
1	0	0 *	1	X	×	X	×	√X	1	1	0	1	0
1	0	0	0	11-1	X	X :	X	X	1	1	0	0	0
1	0	0	0	0	1	X	Х	Х	1	0	1	1	0
1	0	0	0	0	0	1	×	x	1	0	1	0	0
1	0	0	0	0	0	0	1	x	1	0	0	1	0
1	0	0	0	0	0	0	0	1	1	0	0	0	0

Logic 1 ≡ High

X = Don't Care




Fig.9 – Typical transition time vs. load capacitance.




Fig. 10 — Typical dynamic power dissipation vs. frequency.




Fig.11 - Dynamic power dissipation test circuit.




Fig. 12 - Quiescent device current test circuit.

 $\mathsf{Logic}\ 0 \equiv \mathsf{Low}$ 

## CD4532B Types




Fig. 13 - Input voltage test circuit.





Fig. 14 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3})$  inch).

Dimensions and pad layout for CD4532BH.





Fig. 15-16-level priority encoder.



TRUTH TABLE

	Input											Out	tput	
D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	GS	σ3.	Q2'	01'	OO,
1	х	Х	Х	Х	Х	Х	х	Х	х	0	1	0	0	1
0	1	х	X.	Х	х	X	х	Х	Х	0	1	0	0	0
0	0	1	Х	Х	Х	Х	X	Х	Х	1-	0	1	1	1
0	0	0	1	Х	х	х	X .	, x	х	1	0	1	1	0
0	0	0	0	1	X	×	х	X	X	1	0	1	0	1
0	0	0	0	0	1	X	X	Х	Х	] †	0	1	0	0
0	0	0	0	0	0	- 1	X	Х	X	1	0.	0	1	1
0	0	0	0	0	0	0	1	X	X	1	- 0	0	1	0
0	0	0	0	0.	0	.0	0	1	X	1	0	0	0	1 -
0_	0	0	0	0	0	0	0	0	1	1	0	0	0	0
X =	Don	't Car	re	Logic 1 ≡ High								Li	ogic O =	E Low

Fig.16 - 0-to-9 keyboard encoder.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated