

CMOS BCD Rate Multiplier

High-Voltage Types (20-Volt Rating)

■ CD4527B is a low-power 4-bit digital rate multiplier that provides an outputpulse rate which is the clock-input-pulse rate multiplied by 1/10 times the BCD input. For example, when the BCD input is 8, there will be 8 output pulses for every 10 input pulses. This device may be used to perform arithmetic operations (add, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigonometric functions, A/D and D/A conversion, and frequency division.

For fractional multipliers with more than one digit, CD4527B devices may be cascaded in two different modes: the Add mode and the Multiply mode. (See Figs.12 and 15). In the Add mode,

Output Rate = (Clock Rate) 0.1 BCD₁+0.01 BCD₂+ 0.001 BCD₃+ · · · ·

In the Multiply mode, the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second one,


e.g.
$$\frac{9}{10} \times \frac{4}{10} = \frac{36}{100}$$
 or 36 output

pulses for every 100 clock input pulses.

The CD4527B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Applications:

- Numerical control
- Instrumentation
- Digital filtering
- Frequency synthesis



TERMINAL ASSIGNMENT

Features:

- Cascadable in multiples of 4-bits
- Set to "9" input and "9" detect output
- = 100% test for quiescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output
- characteristics Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25^oC
- Noise margin (full package-temperature range) =

1 V at VDD = 5 V 2 Vat VDD = 10 V

2.5 V at VDD = 15 V Meets all requirements of JEDEC Tentative Standard No. 13B, Standard Specifications for Description of 'B' Series CMOS Devices'

MAXIMUM RATINGS. Absolute-Maximum Values:


WAANYOW AAT MOS, Absolute-waantum values.	
DC SUPPLY-VOLTAGE RANGE, (V _{DD})	
Voltages referenced to VSS Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5	V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	500mW
For T _A = +100°C to +125°C Derate Linearity at 12mV	V/ºC to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)	5°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)6	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10s max	+265°C

1.00

At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10s max +265°C

RECOMMENDED OPERATING CONDITIONS AT $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

014 04 075 010710	VDD	LIN		
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply Voltage Range (For T _A = Full Package- Temperature Range)		3	18	v
Set or Clear Pulse Width, tw	5 10 15	160 90 60		ns
Clock Pulse Width, t _W	5 10 15	330 170 100		ns
Clock Frequency, fCL	5 10 15	dc	1.2 2.5 3.5	MHz
Clock Rise or Fall Time, trCL or tfCL	5,10,15	-	15	μs
Inhibit In Setup Time, tSU	5 10 15	100 40 20		ns
Inhibit In Removal Time, tREM	5 10 15	240 130 110	-	ns
Set Removal Time, tREM	5 10 15	150 80 50	_ _ _	ns
Clear Removal Time, t _{REM}	5 10 15	60 40 30		ns



CD4527B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	COND	IS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS		
ISTIC	vo	VIN	VDD						+25		UNITS	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5		
Current,	_	0,10	10	10	10	300	300	-	0.04	10		
IDD Max.		0,15	15	20	20	600	600		0.04	20	μA	
	-	0,20	20	100	100	3000	3000	-	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-]	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-]	
Output High	4,6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	-	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
OH WIN	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	-		
Output Voltage:	-	0,5	5		0	.05		-	0	0.05	v	
Low-Level, Voi Max.	-	0,10	10		0	.05		-	0	0.05		
AOF Max.		0,15	15		Ō	.05	:	-	-0	0.05		
Output Voltage:		0,5	5		4	.95		4.95	5	-		
High-Level,		0,10	10		9	.95		9,95	10	-		
VOH Min.		0,15	15		14	1.95		14.95	15	-		
Input Low	0.5, 4.5	-	5	1.5				-	1.5			
Voltage,	1, 9	-	10			3			-	3	v	
VIL Max.	1.5, 13.5	-	15			4		-		4		
Input High	0.5, 4.5	-	5		3	3.5		3.5	-			
Voltage,	1, 9	-	10			7		7	_			
VIH Min.	1.5,13,5	-	15			11		11	—	-		
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА	





Fig.1 – Typical output low (sink) current characteristics.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs

current characteristics.




Fig.5 – Typical dynamic power dissipation as a function of input frequency.







Fig.8 - Input current test circuit.












Fig.4 – Minimum output high (source) current characteristics.





Fig.7 — Typical transition time as a function of load capacitance.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C: Input t_r,t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

R

10 A.	TEST COND	TIONS					
CHARACTERISTIC		V _{DD} (V)	Min.	LIMIT: Typ.	Max.	UNITS	
		5	·	110	220		
Propagation Delay Time, tPHL, tPLH Clock to Out		10	-	55	110		
		15		45	90		
		5	-	150	300	ns	
Clock or Strobe to Out		10	-	75	150		
		15		60	120		
Clock to Inhibit Out		5	1.→1	320	640		
High Level to Low Level		10	·	145	290		
		15	-	100	200	1.1	
		5	-	250	500	i ns	
Low Level to High Level		10	_ ~	100	200		
		15	_	75	150		
		5		380	760		
Clear to Out		10		175	350		
		15	-	130	260		
		5		300	600	ns	
Clock to "9" or "15" Out		10	'	125	250		
		15	_ !	90	180	l I	
		5		90	180		
Cascade to Out		10		45	90		
		15	1 - L	35	70	ns	
		5	_	130	260	115	
Inhibit In to Inhibit Out		10		60	120	ł	
		15	_	45	90		
a super a start		5		330	660		
Set to Out		5 10		330 150	300	1	
	:	15	_	110	220		
		5		100	220	ns	
Transition Time, tTHL, tTLH		10		50	100	1	
THE TER		15	_	40	80		
· · · · · · · · · · · · · · · · · · ·		5		2.4			
Maximum Clock Frequency, fCL		10	1.2	2.4 5		MHz	
		10	3.5	· 5 ·		191712	
		5	1	165		· · · ·	
Minimum Clock Pulse Width, tw		5 10	, . , .	85	330 170	-	
with crock t disc thight, tw		15	1. T	50	100	ns	
		5		- 50			
Clock Rise or Fall Time, trCL, tfCL		10	· ·	- T.	15		
The trouble of the time, trouble the		15			15	μs	
		5		80	160		
Minimum Set or Clear Pulse Width, tw		10		45	90		
with our of order i drag middli, tw		15		30	60		
		5	- <u>-</u>	50	100	i, ns j	
Minimum Inhibit In Setup Time, t _{SU}		10		20	40		
		15		10	20	· .	
		5	1	120	240	h	
Minimum Inhibit In Removal Time,		10		65	130	10 N.	
^t REM		15		55	1.10		
		5		75		ns	
Minimum Set Removal Time, tREM		5 10	- 1	40	150 80	197 - S 74.	
Internet and the second s		15		25	80 50		
	1	· · · · · · · · · · · · · · · · · · ·					
Minimum Clear Removal Time, TREM		5 10		30	60 #0	经资金	
Minimum Clear Removal Lime, I REM	-	10	- <u>-</u> -	20 15	40 30	រាន	
· · · · · · · · · · · · · · · · · · ·	A	10	19 - E B			n i sen i si Si si	
Input Capacitance, CIN	Any Input		- 🔨	5	7.5	pF	









Fig. 10 --- Quiescent device current test circuit.





APPLICATIONS



cLOCK MUMANING ON OF FOUR OUTPUT

TIMING DIAGRAM SHOWING ONE OF FOUR OUTPUT PULSES CONTRIBUTED BY DAM @ TO OUTPUT FOR EVERY HOO CLOCK PULSES IN FOR PRESET No.94.

Fig.12 - Two CD4527B's cascaded in the "Add" mode with a preset number

of 94 $\left(\frac{9}{10} + \frac{4}{100} = \frac{94}{100}\right)$

م المراجع المر مراجع من المراجع المراجع

3-298

a,




Fig. 15 — Two CD4527B's cascaded in the "Multiply" mode with a preset number

of $36\left(\frac{9}{10}\times\frac{4}{10}=\frac{36}{100}\right)$.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

INPUTS								OUTPUTS					
	Number of Pulses or Input Logic Level (0 = Low; 1 = High; X = Don't Care)							Number of Pulses or Output Logic Level (L = Low; H = High)					
D	¢	В	A	CLK	INH IN	STR	CAS	CLR #	SET #	Ουτ	ŌŪŦ	INH OUT	"9" ОUТ
0	0.	0	0	10	0	0	0	0	0	L	.н	1	1
0	0	0	1	10	0	0	0	0	0	1	1	1	1
0	0	1	0	10	0	0	0	0	0	2	2	1	1
0	0	1	1	10	0	0	0	0	0	3 -	3	1	1
0	1	0	0	10	0	0	0	0	0	4	4	1	1
0	1	0	1	10	0	0	0	0	0	5	5	1	1
0	1	1	0	10	· 0	0	0	0	0	6	6	1	1
0	1	1	1	10	0	0	0	0	0	7	7	1	1
1	0	0	0	10	0	0	0	0	0	8	8	1	1
1	0	0	1	10	0	0	0	0	0	9	9	1	1
1	0	1	0	10	0	-0	0	0	0	8	8	1	1
1	0	1	1	10	0	0	0	0	0	9	9	1	1
1	1	0	0	10	0	0	0	0	0	8	8	1	1
1	1	0	1	10	0	0	0	0	0	9	9	1	1
1	1	1	0	10	0	0	0	0	0	8	8	1	1
1	1	1	1	10	0	0	0	0	0	. 9	9	. 1	1
x	x	x	x	10	1	0	0	0	0	t	t	н	t.
x	x	x	x	10	o	1	0	õ	ŏ	L	н	1	1
x	E - 1	x	x	10	0	o	1	0	Ō	н	*	1	1
1	х	х	X	10	0	0	0	1	0	10	10	н	L
0	X	X	X	10	0	0	0	1	0	L	Ĥ	н	L
Х	X	X	x	10	0	0	0	0	1	L	н	L	н

.

TRUTH TABLE

* Output same as the first 16 lines of this truth table (depending on values of A, B, C, D). [†]Depends on internal state of counter.

#Clear and Set Inputs should not be high at the same time; device draws increased quiescent current when in this non-valid state.

> ي دا س

leget :

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated