

CMOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate

High-Voltage Types (20-Volt Rating)

CD4086B contains one 4-wide 2-input AND-OR-INVERT gate with an INHIBIT/EXP input and an ENABLE/ EXP input. For a 4-wide A-O-I function INHIBIT/ $\overline{\text{EXP}}$ is tied to V_{SS} and ENABLE/EXP to VDD. See Fig.10 and its associated explanation for applications where a capability greater than 4-wide is required.

The CD4086B is supplied in 14-lead dual-inline ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

Features:

- Medium-speed operation tpHL = 90 ns; tpLH = 140 ns (typ.) at 10 V
- INHIBIT and ENABLE inputs
- **Buffered** outputs
- 100% tested for quiescent current at 20 V
 - Maximum input leakage current of 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package termperature range):
 - 1 V at VDD = 5 V

- 2.5 V at VDD
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



CD4086B Types

VDD 13 _ n H+ENABLI 12 - C 11 -FNABLE/EXP INHIBIT/EXP 10 9 G 8 Vss

FUNCTIONAL DIAGRAM



3

COMMERCIAL CMOS HIGH VOLTAGE ICs

TERMINAL ASSIGNMENT






Fig. 1 - Typical voltage and current transfer characteristics.





For T_A = +100°C to +125°C......Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA)......-55°C to +125°C STORAGE TEMPERATURE RANGE (Tsto).....-65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

Voltages referenced to V_{SS} Terminal)-0.5V to +20V

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


	LIN		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package- Temperature Range)	3	18	v


CD4086B Types


STATIC ELECTRICAL CHARACTERISTICS


₹."

·										-	<u> </u>
CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
	· Vo	VIN	VDD		_				+25		1
	(V).	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent	-	0,5	5	1	1	30	30	- <u></u> -	0.02	T.	1
Device		0,10	10	2	2	60	60		0.02	2	
Current	-	0,15	15	4	4	120	120		0.02	4	μA
IDD Max.	-	0,20	20	20	20	600	600	-	0.04	20	
Output Low						-					1.1
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0:51	2014	34	
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	_0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	· ·	
Output Volt-					. <u> </u>						
age:	_	0,5	5	0.05			_	0	0.05		
Low-Level,		0,10	10	0.05				0	0.05		
V _{OL} Max.	7	0,15	15	0.05				Q	0.05	v	
Output Volt-		A . 44 .								v	
age:		0,5	5	4.95			4.95	5	_		
High-Level,	-	0,10	10	9.95			9.95	10	_		
VOH Min.	. –	0,15	· 15 ·	14.95			14.95	15	-		
Input Low	0.5,4.5	-	5	1.5			_	_	1.5		
Voltage,	1,9		10	3			_	-	3		
V _{IL} Max.	1.5,13.5		15	4				-	4	v	
Input High	0.5,4.5	_	5	3.5			3.5	_	_	v	
Voltage,	1,9	Ť.	10	7			7	_	_		
VIH Min.	1.5,13.5		15	11 11							
Input Current, I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1		±10-5	±0.1	μA












Fig.7 – Typical power dissipation vs. frequency.

12.5

CD4086B Types




Fig. 9 - CD40868 schematic diagram.

INHIBIT/EXP2

VSS A2

82

cz

02 E2

F2


G Z

92CS - 23871

ENABLE / EXP 2

J2+A181+C1 D1+E1 F1+G1 H1+A2 82+C2 D2+E2 F2+G2 H2

Fig. 10 - Two CD40868's connected as an 8-wide 2-input A-O-I gate.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs

delay time vs. supply voltage.

Fig. 10 above shows two CD4086's utilized to obtain an 8-wide 2-input A-O-I function. The output (J1) of one CD4086 is fed directly to the ENABLE/EXP2 line of the second CD4086. In a similar fashion, any

INHIBIT/EXP

A1

BI

CI Di

ΕI

F I Gi

HI-

ENAULE/EXP

NAND gate output can be fed directly into the ENABLE/EXP input to obtain a 5-wide A-O-I function. In addition, any AND gate output can be fed directly into the IN-HIBIT/EXP input with the same result.

DYNAMIC ELECTRICAL CHARACTERISTICS

50

At $T_A = 25^{\circ}C$; Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

CHARACTERISTIC	CONDITIONS		LI			
		V _{DD} (V)	TYP.	MAX.	UNITS	
Propagation Delay Time (Data): High-to-Low Level, tpHL		5	225	450		
		10	90	180	ns	
		15	60	120	1	
Low-to-High Level, t _{PLH}		5	310	620		
		10	125	250	ns	
		15	90	180	1	
Propagation Delay Time		5	150	300		
(Inhibit): High-to-Low Level, t _{PHL} (INH)		10	60	120	e i ns	
		15	40	80	1	
Low-to-High Level, ^t PLH(INH)		5	250	500		
		10	100	200	ns	
		15	70	140		
Transition Time, ^t THL ^{, t} TLH		5	100	200		
		10	50	100	ns	
		15	40	80	I	
Input Capacitance CIN	Any Input		5	7.5	pF	

TEST CIRCUITS




Fig. 14 - Quiescent device current,





Fig. 15 - Input voltage.



4.0

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

Dimensions and Pad Layout for the CD4086BH and the Market and the Marke




Fig. 16 - Input leakage current.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated