

Data sheet acquired from Harris Semiconductor SCHS060

CMOS Dual 2-Wide 2-Input AND-OR-INVERT Gate

High-Voltage Types (20-Volt Rating)

■ CD4085 contains a pair of AND-OR-INVERT gates, each consisting of two 2-input AND gates driving a 3-input NOR gate. Individual inhibit controls are provided for both A-O-I gates.


The CD4085B types are supplied in 14-lead dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (Esuffix), and in chip form (H suffix).

Features:

- Medium-speed operation tpHL = 90 ns; tp_H ≈ 125 ns (typ.) at 10 V
- Individual inhibit controls
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (over full packagetemperature range):

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V ■ 5-V, 10-V, and 15-V parametric ratings

- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"






Fig. 1 - Typical voltage and current transfer characteristics.




Fig. 2 — Min. and max. voltage transfer characteristics.






Fig. 3 — Typical power dissipation vs. frequency.



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIA	UNITS	
Ea .	Min.	Max.	I ·
Supply Voltage Range (For TA=Full Package Temperature Range)	3	18	· v



CD4085B Types

STATIC ELECTRICAL CHARACTERISTICS

							1,11			10 3	. 14	
CHARAC- TERISTIC		CONDITIONS			LIMITS AT INDICATED TEMPER					ERATURES (°C)		
TENISTIC	Vo	VIN	V_{DD}						+25			
	(V)	(V)	(V)	–55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent		0,5	5	1	1	30	30	_	0.02	1		
Device		0,10	10	2	2	60	60		0.02	2	μА	
Current	_	0,15	15	4	4	120	120		0.02	4	, m	
IDD Max.	-	0,20	20	20	20	600	600	-	0.04	20		
Output Low					11 11					7		
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		1.14	
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	} •	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	mA	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_		
(Source)	2.5	0,5	5	2	-1.8	-1.3	-1.15	-1.6	-3.2	_		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Output Volt-												
age:	_	0,5	5	0.05				0	0.05			
Low-Level,		0,10	10	0.05			_	0	0.05			
VOL Max.	_	0,15	15	0.05			_	0	0.05	v		
Output Volt-									ľ			
age:		0,5	5		4.95			4.95	5			
High Level,		0,10	10		9.9	95		9.95	10	_		
VOH Min.	_	0,15	15		14.	95		14.95	15	-		
Input Low	0.5,4.5	-	5.		1.	5		_	_	1.5		
Voltage,	1,9	_	10	3 4			_	-	3	v		
VIL Max.	1.5,13.5	1	15					_	4			
Input High	0.5,4.5	_	5	3.5			3.5			ľ		
Voltage,	1,9		10	7 11			7]		
V _{IH} Min.	1.5,13.5	-	15				11	_	_			
Input Current, I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ	




Fig. 4 - Typical data high-to-low level propagation delay time vs. load capacitance.




Fig. 5 — Typical data low-to-high level propagation delay time vs. load capacitance.




Fig. 6 — Typical data propagation delay time vs. supply voltage.

CD4085B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; Input t_, t_f = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 K Ω

		CONDITIONS	LIMITS			
CHARACTERISTIC		V _{DD}	Тур.	Max.	UNITS	
		5	225	450		
Propagation Delay Time (Data): High-to-Low Level,	^t PHL	10	90	180	ns	
		15	65	130		
	^t PLH	5	310	620	ns	
Low-to-High Level,		10	125	250		
		15	90	180		
Proposition Delay Time (Inhibit	١.	5	150	300	ns	
Propagation Delay Time (Inhibit High-to-Low Level	tPHL	10	60	120		
riigii to Lott Lotti,		15	40	80		
	^t PLH	5	250	500		
Low-to-High Level,		10	100	200	ns	
		15	70	140		
Transition Time,	^t THL ^{, t} TLH	5	100	200		
		10	50	100	ns	
		15	40	80		
Input Capacitance,	CIN	Any Input	5	7.5	pF	




Fig. 7 — Typical output low (sink) current characteristics.




Fig. 8 – Minimum output low (sink) current characteristics.




Fig. 9 — Typical transition time vs. load capacitance.




Fig. 10 - Typical output high (source) current characteristics.




Fig. 11 — Minimum output high (source) current characteristics.




Fig. 12 - Quiescent device current test circuit.




Fig. 13 - Input voltage test circuit.




Fig. 14 - Input current test circuit.

CD4085B Types





Fig. 15 - CD4085'schematic diagram.



Dimensions and Pad Layout for CD40858H.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated