

Data sheet acquired from Harris Semiconductor

# CD40109B Types

# CMOS Quad Low-to-High Voltage Level Shifter Fe

High-Voltage Types (20-Volt Rating)

■ CD40109B contains four low-to-high-voltage level-shifting circuits. Each circuit will shift a low-voltage digital-logic input signal (A, B, C, D) with logical 1 = V<sub>CC</sub> and logical 0 = V<sub>SS</sub> to a higher-voltage output signal (E, F, G, H) with logical 1 = V<sub>DD</sub> and logical 0 = V<sub>SS</sub>.

The RCA-CD40109, unlike other low-tohigh level-shifting circuits, does not require the presence of the high-voltage supply (VDD) before the application of either the low-voltage supply (VCC) or the input signals. There are no restrictions on the sequence of application of VDD, VCC, or the input signals. In addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings. provided that the input signal swings between VSS and at least 0.7 VCC; VCC may exceed VDD, and input signals may exceed VCC and VDD. When operated in the mode  $V_{CC} > V_{DD}$ , the CD40109 will operate as a high-to-low level-shifter.

The CD40109 also features individual threestate output capability. A low level on any of the separately enabled three-state output controls produces a high-impedance state in the corresponding output.


The CD40109B-Series types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

### Applications:

- High-or-low level-shifting with three-state outputs for unidirectional or bidirectional bussing
- Isolation of logic subsystems using separate power supplies from supply sequencing, supply loss and supply regulation considerations

#### Features

- Independence of power supply sequence considerations—V<sub>CC</sub> can exceed V<sub>DD</sub>, input signals can exceed both V<sub>CC</sub> and V<sub>DD</sub>
- Up and down level-shifting capability
- Three-state outputs with separate enable controls
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range)
  - = 1 V at  $V_{CC}$  = 5 V,  $V_{DD}$  = 10 V
  - = 2 V at V<sub>CC</sub> = 10 V, V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"




#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	MITS	LII	CHARACTERISTIC	
UNITS	MAX.	CHARACTERISTIC MIN.		
			Supply-Voltage Range (For TA =	
<b>V</b>	18	3	Full Package Temperature Range)	
	18	3		

## MAXIMUM RATINGS, Absolute-Maximum Values:

SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
Voltages referenced to VSS Terminal)0.5V to +20V	Voltages referenced to V
PUT VOLTAGE RANGE, ALL INPUTS	INPUT VOLTAGE RANGE,
CINPUT CURRENT, ANY ONE INPUT ±10mA	DC INPUT CURRENT, ANY
OWER DISSIPATION PER PACKAGE (PD):	POWER DISSIPATION PE
For T <sub>A</sub> = -55°C to +100°C500mW	For $T_A = -55^{\circ}C$ to $+100^{\circ}$
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW	For TA = +100°C to +12
VICE DISSIPATION PER OUTPUT TRANSISTOR	DEVICE DISSIPATION PE
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (Âll Package Types) 100mW	FOR TA = FULL PACKAG
PERATING-TEMPERATURE RANGE (TA)55°C to +125°C	OPERATING-TEMPERATU
ORAGE TEMPERATURE RANGE (Tatg)65°C to +150°C	STORAGE TEMPERATURE
AD TEMPERATURE (DURING SOLDERING):	LEAD TEMPERATURE (DU
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	



LOGIC 0 = LOW(V<sub>SS</sub>) X = DON'T CARE Z = HIGH IMPEDANCE LOGIC 1 = V<sub>CC</sub> at INPUTS and V<sub>DD</sub> at OUTPUTS




Fig.1 - CD40109B logic diagram (1 of 4 units).

# STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	Vo (V)	VIN (V)	V <sub>DD</sub>	-55	-40	+85	+125	Min.	+25 Typ.	Max.	
Quiescent Device Current, IDD Max.	_	0,5	5	1	. 1	30	30	_ •	0.02	1	μΑ
	-	0,10	10	2	2	60	60		0.02	2	
	-	0,15	15	4	· 4	120	120	_	0.02	4	
ľ	_	0,20	20	20	20	600 .	600	<del></del>	0.04	- 20	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	- 4	100
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8	-	
Output High	4.6	.0,5	5 .	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mΑ
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	<sub>ှ</sub> -3.2	-	]
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8	, –	
Output Voltage:	_	0,5	5	0.05				-	0	0.05	
Low-Level,	_	0,10	10	0.05				_	0	0.05	
VOL Max.		0,15	15	0.05					0	0.05	v
Output Voltage:		0,5	5	4.95				4.95	. 5	-	. *
High-Level,		0,10	10	9.95				9.95	10	– .	
VOH Min.		0,15	15	14:95				14.95	15	- '	1
Input Current		0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μА
3-State Output Leakage Current IOUT Max.		0,18	18	±0.4	±0.4	±12	±12	1. 7.5 —	±10 <sup>-4</sup>	±0.4	μΑ
	S <sub>0</sub>	Vcc (V)	V <sub>DD</sub> (V)			y 1		n i e			
Input Low Voltage, VIL Max.	1,9	- 5	10	1.5			_	_	1.5		
	1.5, 13.5	10	15	3					3		
Input High	1,9	5	10	3.5			,	3.5		_	\ \
Voltage, VIH Min.	1.5,13.5	10	15			7 		7	19 <u>14</u> 1914 (11)	-	




Fig.5 - Minimum output high (source)current characteristics.




Fig.6 - Typical transition time as a function of load capacitance.




Fig.2 - Typical output low (sink) current characteristics.




Fig.3 – Minimum output low (sink) current characteristics.




Fig.4 - Typical output high (source).




Fig.7 - Typical high-to-low propagation delay time as a function of load capacitance.

# CD40109B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, Input t<sub>f</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$  unless otherwise specified

	SHIFTING	Vcc	V <sub>DD</sub>	LIMITS			
CHARACTERISTIC	MODE	(V)	(V)	Тур.	Max.	UNITS	
Propagation Delay - Data Input	-	5	10	300	600		
to Output:	L-H	5	15	220	440		
High-to-Low Level, tpHL		10	15	180	360		
High-to-Low Level, IPHL		10	5	250	500	ns	
	H-L	15	5	250	500		
		15	10	120	240		
		5	10	130	260		
	L-H	5	15	120	240		
Low-to-High Level, tpLH		10	15	70	140		
LOW to riight Level, tPLH	,	10	5	230	460	ns	
	H-L	15	5	230	460		
		15	10	80	160		
3-State Disable Delay:		5	10	60	120		
R <sub>L</sub> = 1 kΩ	L-H	5	15	75	150		
Output High to High		10	15	35	70	ns	
Impedance, tpHZ		10	5	200	400	""	
	H-L	15	5	200	400		
	·	15	10	40	80		
·		5	10	370	740		
Output Low to High	L-H	5	15	300	600		
Impedance, tp_Z		10	15	250	500	ns	
		10	5	250	500	1.3	
:	H-L	15	5	250	500		
		15	10	130	260		
** *		5	10	320	640		
High Impedance to	L-H	5	15	230	460		
Output High, tpZH		10	15	180	360	ns	
Sathat Life., th5H		10	5	300	600	,,,,	
	H-L	15	5	300	600		
		15	10	130	260		
	L-H	5 5	10 15	100	200		
High Impedance to	L-n	10	15	80 40	160 80		
Output Low, tpZL		10	5	<u> </u>		ns	
		15	5	200 200	400 400		
	H-Ł	15	10	40	80		
A STATE OF THE STA	A PARK STATE THE STATE	• <u>2</u> 5	¥ 10	50	100		
	L-H	10.5	15	40	80		
		10.	15	40	80		
Transition Time, THL, tTLH	1. 4. (1.)	10 .	5	100	200	ns	
	H-L	15	5	100	200		
		15	10	50	100		
Input Capacitance, C		Any		5	7.5	pF	
		i		<b>.</b>	L		




Fig.8 — Typical low-to-high propagation delay time as a function of load capacitance.




Fig.9 — Typical input switching as a function of high-level supply voltage.




Fig. 10 — High-level supply voltage vs. low-level supply voltage.




Fig.11 — Typical dynamic power dissipation as a function of input frequency.

# CD40109B Types

### **TEST CIRCUITS**




Fig. 12 - Output enable delay times test circuit and waveforms.




Fig. 13 - Quiescent device current.




Fig. 14 - Input voltage.




Fig. 15 - input current.






Fig. 16 - Dynamic power dissipation test circuit.



CD40109B TERMINAL ASSIGNMENT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).



Dimensions and pad layout for CD401098H.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated