

Data sheet acquired from Harris Semiconductor SCHS098

CMOS Dual 2-Input NAND Buffer/Driver

High-Voltage Type (20-Volt Rating)

■ CD40107B is a dual 2-input NAND buffer/driver containing two independent 2-input NAND buffers with open-drain single n-channel transistor outputs. This device-features a wired-OR capability and high output sink current capability (136 mA typ. at VDD = 10 V, VDS = 1 V). The CD40107B is supplied in the 8-lead dual-in-line plastic (Mini-DIP) package (E suffix), 14-lead hermetic frit-seal ceramic package (F suffix), and in chip form (H suffix).

CD40107B Types

Features:


- 32 times standard B-Series output current drive sinking capability — 136 mA typ.
 VDD = 10 V, VDS = 1 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin, full package temperature range, R_L to V_{DD} = 10 kΩ:

1 V at V_{DD} = 5 V

2 V at V_{DD} = 10 V


2.5 V at V_{DD} = 15 V

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



Applications

- Driving relays, lamps, LEDs
- Line driver
- Level shifter (up or down)






Fig.2 - Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LII			
CHARACTERISTIC	MIN.	MAX.	UNITS	
Supply-Voltage Range (For TA=				
Full Package-Temperature Range)	3	18	V	
	3	18	١	




Fig.3 — Minimum output low (sink) current characteristics.

CD40107B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}\text{C}$, $C_L = 50$ pF, Input $t_r, t_f = 20$ ns

	TEST CONDIT	LIMITS				
CHARACTERISTIC		V _{DD} Volts	Typ.	Max.	UNITS	
Propagation Delay: High-to-Low, tpHL		5	100	200		
	R _L * = 120 Ω	10	45	90	ns	
		15	30	60	1	
Low-to-High, tPLH	RL* = 120 Ω	5	100	200		
		10	60	120	ns	
		15	50	100		
Transition Time:		5	50	100		
High-to-Low, t _{THL}	RL* = 120 Ω	10	20	40	ns	
High-to-Low, tTHL		15	10	20		
Low-to-High, t _{TLH}		5	50	100	ns	
	RL* = 120 Ω	10	35	70		
		15	25	50		
Average Input Capacitance, CIN	Any Input		5	7.5	pF	
Average Output Capacitance, COUT	Any Output	e e	30	-	pF	

^{*} R_L is external pull-up resistor to V_{DD}.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CON	DITIO	NS	LIMIT	LIMITS AT INDICATED TEMPERATURES (°C)						UNITS
ISTIC	VO VIN VDD							+25			0.0
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current IDD Max.	-	0,5	5	1	1	30	30	_	0.02	1	
		0,10	10	2	2	60	60	_	0.02	2	
	_	0,15	15	4	4	120	120		0.02	4	μΑ
	_	0,20	20	20	20	600	600	-	0.04	20	
Outout Low	0.4	0,5	5	21	20	14	12	16	32	_	
Output Low (Sink) Current	1	0,5	5	44	42	30	25	34	68	<u> </u>	[
	0.5	0,10	10	49	46	32	28	37	74	<u> </u>	mA
-OL	1	0,10	10	89	85	60	51	68	136	_	
	0.5	0,15	15	66	63	44	38	50	100	-	
Output High (Source) Current IOH Min.	No Internal Pull-Up Device										
Input Low	4.5	_	5		1	.5		 -	_	1.5	
Voltage	9	_	10		- ;	3		_	_	3	
VIL Max.*	13.5	_	15		-	1		_	_	4	
Input High Voltage VIH Min.*	0.5,4.5	_	5		3	.5		3.5	_		٧
	1,9	_	10			7		7		_	
	1.5,13.5		15	11			11	_	_		
Input Current IN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ
Output Leakage Current IOZ Max.	18	0,18	18	2	2	20	20	-	10-4	2	μА

^{*} Measured with external pull-up resistor, RL = 10 k Ω to VDD.




Fig.4 — Typical transition time as a function of load capacitance.




Fig.5 — Typical propagation delay time as a function of load capacitance.




Fig.6 - Typical power dissipation as a function of input frequency.





Fig. 7 — Power-dissipation test circuit for CD401078E.


CD40107B Types



NOTE: NOS. IN PADS FOR CD40107BE NOS. OUTSIDE CHIP FOR CD40107BF

Dimensions and Pad Layout for CD40107BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



TERMINAL ASSIGNMENTS




Fig.8 — Quiescent-device current test circuit.




Fig. 9 - Input-current test circuit.




Fig. 10 — Input-voltage test circuit.

Special Considerations for CD40107B

1. Limiting Capacitive Currents for CL > 500 pF, VDD > 15 V.

For VDD > 15 V, and load capacitance (CL) from output to ground > 500 pF, an external 25 Ω series limiting resistor should be inserted between the output terminal and CL. No external resistor is necessary if CL < 500 pF or VDD < 15 V.

2. Driving Inductive Loads

When using the CD40107B to drive inductive loads, the load should be shunted with a diode to prevent high voltages from developing across the CD40107B output.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated